

Processor Technology

_				
			÷	
		•		

# 8KRA STATIC READ/WRITE MEMORY MODULE USER'S MANUAL

# Processor Technology Corporation

7100 Johnson Industrial Drive Pleasanton, CA 94566 Teiephone (415) 829-2600

# PROCESSOR TECHNOLOGY CORPORATION

SKDA	ፍጥልጥፐር	READ/WRITE	MEMODY	MODITE
$\alpha \alpha \alpha$	STATIL	READING LIE	14 M. 14/1 14/1 14/1	- PH 11 31 11 .F.

	-			
7 'C 1N	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	L	11115	ċ
CON	1	Lin	1 1	1

SECTION		TITLE	PAG
I	INTR	ODUCTION and GENERAL INFORMATION	
	1.1	Introduction	I-3
	1.2	General Information	I-1
		1.2.1 8KRA Memory Description	I-J
		1.2.2 Receiving Inspection	I - 2 I - 2
		1.2.4 Replacement Parts	I-2 I-2
II	ASSE	MBLY	
	2.1	Parts and Components	II-J
	2.2	Assembly Tips	II-l
	2.3	Assembly Precautions	II-l
		2.3.1 Handling MOS Integrated Circuits	II-3
		2.3.2 Soldering	II-4
		2.3.4 Installing and Removing Integrated	11
		Circuits	II-4 II-4
	2.4	Required Tools, Equipment and Materials	II-4
	2.5	Orientation	II-S
	2.6	Assembly Procedure	II-5
III	OPTI	ON SELECTION	
	3.1	Option Selection	<b>III</b> -3
	3.2	Waiting Time Option (Area A)	III-l
	3.3	Power-up Initialization (Area B)	III-l
	3.4	Memory Disable Option (Area C)	III-2
	3.5	Starting Address Selection	III-3
IV	THEO	RY OF OPERATION	
	4.1	General Description	IV-1
	4.2	Read Operation	IV-1
	4.3	Write Operation	IV-2
	4.4	Wait States :	IV-3
	4.5	Power Supply	IV-4

### PROCESSOR TECHNOLOGY CORPORATION

# 8KRA STATIC READ/WRITE MEMORY MODULE

CONTENTS

# SECTION

TITLE

V DRAWINGS

8KRA Assembly Drawing 8KRA Schematic Drawing

# APPENDICES

I Statement of Warranty

II 8080 Operating Codes

III Soldering Tips

IV Standard Color Code for Resistors and Capacitors

V Integrated Circuit Pin Configurations

VI Memory Test Programs

# SECTION I

# INTRODUCTION AND GENERAL INFORMATION

8KRA STATIC READ/WRITE MEMORY MODULE
MANUAL



:			
	•		

### 1.1 INTRODUCTION

This manual supplies the information needed to assemble, test and use the 8KRA Static Read/Write Memory Module. We suggest that you first scan the entire manual before starting assembly. Then make sure you have all the parts and components listed in the "Parts List" (Table 2-1) in Section II. When assembling the module, follow the instructions in the order given.

Should you encounter any problem during assembly, call on us for help if necessary. If your completed module does not work properly, recheck your assembly step by step. Most problems stem from poor soldering, backward installed components, and/or installing the wrong component. Once you are satisfied that the module is correctly assembled, feel free to ask for our help.

### 1.2 GENERAL INFORMATION

# 1.2.1 8KRA Memory Description

The 8KRA Static Read/Write Memory Module has a capacity of 8192 eight-bit bytes and operates in a static mode. As opposed to dynamic memories, the 8KRA needs only one power supply and does not require periodic refreshing.

All address and data lines are fully buffered, and extensive noise immunity circuitry is built into the memory. The module features switch selectable address selection which allows its starting address to be offset in lK increments from zero to 65K.

Maximum worst case access time for the 8KRA is 520 nsec. Thus, in any 8080 system, this memory will operate at the same speed as any other memory with an access time between 50 and 520 nsec. Both the access time and non-refresh features of the 8KRA mean no computer "waiting" time is required.

The 8KRA Memory is plug-in compatible with the Altair 8800 bus. It requires +7.5 to +10 V dc at 1.9 amp (max.) operating power. In addition, the low power memory IC's used on the module can operate in a low power (+1.6 to 2.5 V dc at 0.9 amp max.) standby mode. Data loss from the 8KRA during loss-of-power or power interrupt conditions can consequently be prevented by using two "D" size batteries for standby power. Provisions for easily adding this standby capability are incorporated in the module design.

### 1.2.2 Receiving Inspection

When your module arrives, examine the shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We suggest you save the shipping materials for use in returning the module to Processor Technology

should it become necessary to do so.) If your 8KRA kit is damaged, please write us at once describing the condition so that we can take appropriate action.

### 1.2.3 Warranty Information

In brief, the parts supplied with the module, as well as the assembled module, are warranted against defects in materials and workmanship for a period of 6 months after the date of purchase. Refer to Appendix I for the complete "Statement of Warranty".

# 1.2.4 Replacement Parts

Order replacement parts by component nomenclature (e.g., DM8131) and/or a complete description (e.g., 6.8 ohm,  $\frac{1}{2}$  watt, 5% resistor).

# 1.2.5 Factory Service

In addition to in-warranty service, Processor Technology also provides factory repair service on out-of-warranty products. Before returning the module to Processor Technology, first obtain authorization to do so by writing us a letter describing the problem. After you receive our authorization to return the module, proceed as follows:

- 1. Write a description of the problem.
- 2. Pack the module with the description in a container suitable to the method of shipment.
- 3. Ship prepaid to Processor Technology,

Your module will be repaired as soon as possible after receipt and return shipped to you prepaid.

# SECTION II

# ASSEMBLY

8KRA STATIC READ/WRITE MEMORY MODULE MANUAL



	•	
	,	

### 2.1 PARTS AND COMPONENTS

Check all parts and components against the "Parts List" (Table 2-1 on Page II-2). If you have difficulty in identifying any parts by sight, refer to Figure 2-1 on Page II-3.

### 2.2 ASSEMBLY TIPS

- 1. Scan Sections II and III in their entirety before you start to assemble your 8KRA Memory Module.
- 2. In assembling your 8KRA, you will be following a step-by-step assembly procedure. Follow the instructions in the order given.
- 3. Assembly steps and component installations are preceded by a set of parentheses. Check off each installation and step as you complete them. This will minimize the chances of omitting a step or a component.
- 4. When installing components, make use of the assembly aids that are incorporated on the 8KRA PC Board and the assembly drawing. (These aids are designed to assist you in correctly installing the components.)
  - a. The circuit reference (R3, Cl0 and IC20, for example) for each component is silk screened on the PC Board near the location of its installation.
  - b. Both the circuit reference and value or nomenclature (1.5K and 7400, for example) for each component are included on the assembly drawing near the location of its installation.
- 5. To simplify reading resistor values after installation, install resistors so that the color codes read from left-to-right and top-to-bottom as appropriate (board oriented as defined in Paragraph 2.5 on Page II-5).
  - 6. Install disc capacitors as close to the board as possible.
- 7. Should you encounter any problem during assembly, call on us for help if needed.

# 2.3 ASSEMBLY PRECAUTIONS

# 2.3.1 Handling MOS Integrated Circuits

The memory IC's used in the 8KRA are MOS devices. They can be damaged by static electricity discharge. Always handle MOS IC's so that no discharge will flow through the IC. Also, avoid unneces-

# 8KRA STATIC READ/WRITE MEMORY MODULE

Table 2-1. 8KRA Static Read/Write Memory Module Parts List.

INTEGRATED CIRCUITS			
1 74LS04 (IC79)	2 74LS283 (IC68 and 71)		
1 74LS13 (IC72)	2 8T93 (IC77 and 78)		
2 74LS132 (IC74 and 75)	2 8T98 or 8098 (IC69 and 76)		
1 74LS136 (IC70)	64 91L02A or 21L02B (ICl through 64)		
1 74LS138 (IC67)			
REGULATORS	DIODES		
2 340T-5.0 or 7805UC	4 lN4001 or iN4002 (Dl through D4)		
(IC65 and 66)	1 1N270 (D5)		
RESISTORS	CAPACITORS		
1 39 ohm, 2 watt, 5%	26 0.1 ufd, disc ceramic		
2 470 ohm, ½ watt, 5%	2 l ufd, tantalum, dipped		
ll 1.5K ohm, ¼ watt, 5% or 2.2K ohm, ¼ watt, 5%	1 15 ufd, tantalum, dipped		
MISCELLANEOUS			
1 8KRA PC Board	8 Augat Pins on Carrier		
l Heat Sink	l Length #24 Bare Wire		
1 6 or 7 Position DIP Switc	ch 4 6-32 Screws		
7 14-pin DIP Sockets	4 6-32 Lockwashers		
70 16-pin DIP Sockets	4 6-32 Nuts		
l Right Angle Molex Connector, Male l Length Solder			
l Mating Connector for abov	re, Female l Manual		

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION II




Figure 2-1. Identification of components.

5% (gold), 10% (silver)

(8,14,16,24 or 40 pins)

# 8KRA STATIC READ/WRITE MEMORY MODULE

SECTION II

sary handling and wear cotton--rather than synthetic--clothing when handling these IC's.

# 2.3.2 Soldering \*\*IMPORTANT\*\*

- 1. Use a low-wattage iron, 25 watts maximum.
- 2. Solder neatly and quickly as possible.
- 3. DO NOT press tip of iron on pad or trace. To do so can cause the pad or trace to "lift" off the board and permanently damage it.
- 4. Use only 60-40 rosin-core solder. NEVER use acid-core solder or externally applied fluxes.
- 5. The 8KRA uses a circuit board with plated-through holes. Solder flow through to the component (front) side of the board can produce solder bridges. Check for such bridges after each component is installed.
- 6. The 8KRA circuit board has an integral solder mask (a lacquer coating) that shields selected areas on the board. This mask minimizes the chances of creating solder bridges during assembly.
- 7. Additional pointers on soldering are provided in Appendix III of this manual.

### 2.3.3 Installing and Removing 8KRA Module

NEVER install the 8KRA in, or remove it from, the computer with the power on. To do so can damage the module.

### 2.3.4 Installing and Removing Integrated Circuits

NEVER install or remove integrated circuits while power is applied to the 8KRA. To do so can damage the IC.

### 2.3.5 Use of Clip Leads

NEVER attach clip leads to the top edge of the module when power is applied to the 8KRA. To do so will short the +8 V dc bus to the RAM chip enable lines.

# 2.4 REQUIRED TOOLS, EQUIPMENT AND MATERIALS

The following tools, equipment and materials are recommended for assembling the 8KRA Memory Module:

1. Needle nose pliers

- 2. Diagonal cutters.
- 3. Controlled heat soldering iron, 25 watts
- 4. 60-40 rosin-core solder (supplied)
- 5. Volt-ohmmeter

### 2.5 ORIENTATION

The heat sink area (large foil area) will be located in the upper righthand corner of the board when the edge connector is positioned at the bottom of the board. In this position, the component (front) side of the board is facing up. Subsequent position references assume this orientation.

# 2.6 ASSEMBLY PROCEDURE

Refer to the assembly drawing in Section V.

### CAUTION

THIS DEVICE USES MOS MEMORY INTEGRATED CIRCUITS (IC1 - 64) WHICH CAN BE DAMAGED BY STATIC ELECTRICITY DISCHARGES. HANDLE THESE IC'S SO THAT NO DISCHARGE FLOWS THROUGH THE IC. AVOID UNNECESSARY HANDLING AND WEAR COTTON CLOTHING -- RATHER THAN SYNTHETIC CLOTHING -- WHEN HANDLING THESE IC'S. (STATIC CHARGE PROBLEMS ARE MUCH WORSE IN LOW HUMIDITY ENVIRONMENTS.)

- () <u>Step 1</u>. Check circuit board to insure that there are no shorts between the memory chip mounting pads and that neither the +8-volt bus nor the +5-volt bus are shorted to ground. Using an ohmmeter on its <u>lowest</u> scale, make the following measurements:
  - () <u>8-volt Bus Test</u>. Measure between edge connector pin 1 or 51 (left end of connector) and pin 50 or 100 (right end of connector). There should be no continuity.
  - () 5-volt Bus Test. Measure between positive mounting pad for C23 and pin 50 or 100 of edge connector. Also measure between positive mounting pad for C22 and pin 50 or 100 of edge connector. There should be no continuity in either measurement.
  - ( ) RAM Area Test. Measure between ground (edge connector pin 50 or 100) and each mounting pad (excluding pad 9

which is connected to ground) for ICl. Also measure between +5-volt bus (positive mounting pad for C23) and each mounting pad (excluding pad 10 which is connected to +5 volts) for ICl. Then measure between all combinations of vertically and horizontally adjacent pads for ICl. There should be no continuity in any of these measurements.

If you measure continuity in any of the preceding tests, the PC Board is defective and should be returned to Processor Technology for replacement. If none of the measurements show continuity, proceed to Step 2.

- () <u>Step 2</u>. Install heat sink. Position the large, black heat sink (flat side to board) over the square foil area in the upper right corner. Orient the sink so that the two triangles of mounting holes in the board are under the triangular cutouts in the sink. Using two 6-32 screws, lockwashers and nuts, attach heat sink to board. Insert screws from back (solder) side of board. (See Figure 2-2.)
- () Step 3. Install IC65 and IC66 (340T-5.0 or 7805UC). Position IC65 on the heat sink and observe how leads must be bent to fit the mounting holes. Note that the center lead (3) must be bent down at a point approximately 0.2 inches further from the body than the other leads. Bend leads so no contact is made with heat sink when IC65 is flat against the sink and its mounting hole is aligned with the hole in the sink. Fasten IC65 to sink using 6-32 screw, lockwasher and nut. Insert screw from back (solder) side of board. Solder and trim leads. Install IC66 the same way as you did IC65. (See Figure 2-2.)




Figure 2-2. Heat sink and IC65 and IC66 installation.

- ( ) <u>Step 4</u>. Install male Molex right angle connector in its location directly above the heat sink. Position connector with the longer pins at the top, insert leads in mounting holes, solder and trim leads.
- () <u>Step 5</u>. Install diode D5 (lN270) in its location to the right of Area B. Position D5 so that its dark band mark (cathode) is on the righthand side. Solder and trim leads.
- () <u>Step 6</u>. Install diodes Dl, D2, D3 and D4 (lN400l or lN4002) in their locations above the heat sink. Position Dl, D3 and D4 so that their dark band marks (cathode) are at the bottom, and position D2 so that its dark band is at the top.
- ( ) <u>Step 7</u>. Install the three tantalum capacitors in the following locations. Take care to observe proper values and the correct orientation.

LOCATION	<u>VALUE (ufd)</u>	ORIENTATION
( ) C21	15	"+" lead top
( ) C22	1	"+" lead bottom
( ) C23	1	"+" lead right

Check the capacitors for correct value and orientation, bend leads outward on solder (back) side of board, solder and trim.

() <u>Step 8.</u> Install disc capacitors in numerical order in the indicated locations. Insert leads, pull down snug to board, bend leads outward on solder (back) side of board, solder and trim.

### NOTE

Disc capacitor leads are usually coated with wax during the manufacturing process. After inserting leads through mounting holes, remove capacitor and clear the holes of any wax. Reinsert and install.

LOCATION		VALUE (ufd)	TYPE
( ) C1 ( ) C2 ( ) C3 ( ) C4 ( ) C5 ( ) C6 ( ) C7	•	0.1 0.1 0.1 0.1 0.1 0.1	Disc Ceramic
( ) C8		0.1	Disc Ceramic

(Continued on Page II-8.)

# () Step 8. (continued)

LOCATION	VALUE (ufd)	$\underline{\mathtt{TYPE}}$
LOCATION  ( ) C9 ( ) C10 ( ) C11 ( ) C12 ( ) C13 ( ) C14 ( ) C15 ( ) C16 ( ) C17 ( ) C18 ( ) C19 ( ) C20 ( ) C24 ( ) C25 ( ) C26	VALUE (ufd)  0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.	TYPE  Disc Ceramic
( ) C26 ( ) C27 ( ) C28 ( ) C29	0.1 0.1 0.1 0.1	Disc Ceramic Disc Ceramic Disc Ceramic Disc Ceramic

() <u>Step 9</u>. Install all resistors in numerical order in the indicated locations. Bend leads to fit distance between the mounting holes, insert leads, pull down snug to board, bend leads outward on back (solder) side of board, solder and trim. Refer to footnote at the end of this step before installing asterisked (\*) resistor.

LOCATION	VALUE (ohms)	COLOR CODE
( ) Rl*	39, 2 watt	orange-white-black
( ) R2	1.5K (or 2.2K)	brown-green-red**
( ) R3	1.5K (or 2.2K)	brown-green-red**
( ) R4	1.5K (or 2.2K)	brown-green-red**
( ) R5	1.5K (or 2.2K)	brown-green-red**
( ) R6	1.5K (or 2.2K)	brown-green-red**
( ) R7	1.5K (or 2.2K)	brown-green-red**
( ) R8	1.5K (or 2.2K)	brown-green-red**
( ) R9	1.5K (or 2.2K)	brown-green-red**
( ) RlO	1.5K (or 2.2K)	brown-green-red**
( ) Rll	470	yellow-violet-brown
( ) Rl2	1.5K (or 2.2K)	brown-green-red**
( ) R13	470	yellow-violet-brown
( ) R14	470	yellow-violet-brown

<sup>\*</sup>DO NOT install Rl unless battery standby power is to be used.

<sup>\*\*</sup>red-red-red if 2.2K ohms

( ) Step 10. Install Augat pins as follows:

# NOTE

You will find it helpful to hold the board between two objects so that it stands on one edge.

() Area C. Remove two pins from one-half of the carrier.
Insert them into the mounting holes from front (component) side of board. Solder pins from back (solder) side of the board so that the solder "wicks up" to the front side.
(This will hold the pins firmly in place.)

Insert a component lead into one pin and reheat the solder. Using the component lead, adjust pin until it is perpendicular to board. Allow solder to cool while holding the pin as steady as possible. Repeat with other pin.

### NOTE

If the cooled solder is mottled or crystallized, a "cold joint" is indicated, and the solder should be reheated.

Check both installations for cold joints and solder bridges.

- ( ) Area B. Remove three more pins from the carrier and install them in mounting holes P, CLR and U. Install these as you did the Area C pins. Check for cold joints and solder bridges.
- () Area A. Remove remaining three pins from carrier. Install two of them in mounting holes W and Ø. Install the third in mounting holes l or 2 if desired (refer to Section III of this manual). Install these pins as you did the Area C pins. Check for cold joints and solder bridges.


### NOTE

Only three Augat pins are supplied for Area A since the 8KRA runs at maximum speed and requires no wait states. Should you have a pin available and wish to install it in the remaining mounting hole, do so.

( ) <u>Step 11</u>. Install DIP Switch in its location in the upper right corner above the heat sink. Position it so Switch No. 1 is at the left. As you will note, the DIP Switch

mounting area is designed to accommodate a 7-position switch. If a 6-position switch (12 pins) is supplied, position it as far to the left as possible. (The two holes to the right will be unused in this case.) If a 7-position switch (14 pins) is supplied, remember that Switch No. 7 is not used.

- ( ) <u>Step 12</u>. Fill all exposed (not covered with lacquer) feed-through holes to the right of IC16, IC32, IC48 and IC64.
- ( ) <u>Step 13.</u> Using the #24 bare wire, install jumpers in Areas A, B and C according to your selection of the options that are described in Section III of this manual.
- ( ) Step 14. If you intend to use the battery standby power feature of the 8KRA, fabricate a "cable" to interconnect the 8KRA and your standby supply. A mating connector for the male Molex you installed in Step 4 is provided for this purpose. Fabrication and power supply details are shown in Figure 2-3.



\*Standard or alkaline batteries, with their attendant shorter life, may also be used. Recharging circuitry on the 8KRA continuously charges batteries during normal operation.

Figure 2-3. Standby power supply and interconnection.

- () Step 15. Install RAM DIP sockets and check installations. Install these sockets in the indicated locations with their end notches oriented as shown on the assembly drawing. Take care not to create solder bridges between the pins and/or traces. (Note that after each row of sockets--e.g., ICl through 16 and ICl7 through 32--is installed, you will be testing for shorts.)
  - () ICl through ICl6. Install 16-pin DIP sockets in locations ICl through ICl6. Then perform the "RAM Area Test" described in Step 1 of the Assembly Procedure. Make the measurements at ICl. If any of the tests fail, you created a solder short at one or more points in the row of sockets just installed. Find and eliminate the short(s) before proceeding further. If your installations pass the test, continue on to the next row.
  - ( ) IC17 through IC32. Install 16-pin DIP sockets in locations IC17 through IC32. Check this row as you did IC1 through IC16, but make the measurements at IC17.
  - () <u>IC33 through IC48</u>. Install 16-pin DIP sockets in locations IC33 through IC48. Check this row as you did IC1 through IC16, but make the measurements at IC33.
  - () IC49 through IC64. Install 16-pin DIP sockets in locations IC49 through IC64. Check this row as you did IC1 through IC16, but make the measurements at IC49.

After installing the sockets for ICl through IC64 and checking your installations for freedom from shorts, proceed to the next step.

( ) <u>Step 16</u>. Install remaining DIP sockets. Install each socket in the indicated location with its end notch oriented as shown on the assembly drawing. Take care not to create solder shorts between the pins and/or traces.

LOCAT	<u>MOI.</u>		SOCKET TYPE
( ) IC70 ( ) IC72 ( ) IC74 ( ) IC75 ( ) IC77 ( ) IC78 ( ) IC79	through	1C69	14 pin 14 pin 14 pin 14 pin 14 pin 14 pin 16 pin 16 pin 16 pin 16 pin

- ( ) <u>Step 17</u>. Check regulator operation. This check is made to prevent potential subsequent damage to the IC's from incorrect voltages.
  - ( ) Install 8KRA in computer. (The use of a Processor Technology EXB Extender Board is recommended.)

### CAUTION

NEVER INSTALL OR REMOVE CIRCUIT BOARD WITH POWER ON. TO DO SO CAN DAMAGE THE BOARD.

- ( ) Turn power on and measure the voltage between ground and each of the +5 V pins of the Molex connector (see Figure 2-3 on Page II-10). You should measure +5 V dc -5% in each case.
- ( ) If either voltage is incorrect, determine and correct the cause before proceeding. Especially check for solder shorts.
- ( ) If voltages are correct, turn power off, remove module from computer, and go on to Step 18.
- ( ) <u>Step 18</u>. Install the following IC's in the indicated locations. Pay careful attention to the proper orientation.

### NOTE

Pin 1 is indicated by a dot on the PC Board and assembly drawing.

IC NO.	TYPE
( ) IC67	74LS138
( ) IC68	74L\$283
( ) IC69	8T98 or 8098
( ) IC70	74LS136
( ) IC71	74LS283
( ) IC72	74LS13
( ) IC73*	74LS109 (not supplied)
( ) IC74	74LS132
( ) IC75	74LS132
( ) IC76	8T98 or 8098
( ) IC77	8T93
( ) IC78	8T93
( ) IC79	74LS04

<sup>\*</sup>This IC, the "wait state counter", is not required since the 8KRA runs at maximum speed. IC73 is consequently not supplied with your kit. For special applications, a 74LS109 can be used in this location.

### PROCESSOR TECHNOLOGY CORPORATION

# 8KRA STATIC READ/WRITE MEMORY

SECTION II

( ) <u>Step 19</u>. Install ICl through IC64 in numerical order in their respective locations. Pay careful attention to the proper orientation.

ICl through IC64 (type 91L02A or 21L02B) are MOS devices. Refer to the CAUTION on Page II-5.

() <u>Step 20</u>. Install the 8KRA in your computer and test it for proper operation. Test programs and instructions for testing the module are provided in Appendix VI of this manual.

# CAUTION

NEVER INSTALL OR REMOVE 8KRA WITH COMPUTER POWER ON.

	,		
	,		

# SECTION III

# OPTION SELECTION

8KRA STATIC READ/WRITE MEMORY MODULE MANUAL



### 3.1 OPTION SELECTION

Jumper options that control three operating parameters are provided on the 8KRA Memory Module. They are: phantom memory disable, power-up initialization, and waiting time. The starting address is switch selectable. Use the following option selection instructions in conjunction with the assembly drawing in Section V.

# 3.2 WAITING TIME OPTION (AREA A)

Since the 8KRA operates at maximum speed, you normally will not enable the waiting time option.

To configure the 8KRA for <u>no</u> waiting time, install a jumper (#24 bare wire is recommended) between the W and  $\emptyset$  pins in <u>Area A</u>.

For special applications, you may wish to enable the waiting time option. You have, in this case, a choice of enabling one or two wait states. Each state is 0.5 usec in duration.

### NOTE

Wait states cannot be selected unless IC73, the "wait state counter", is installed.

To select <u>one wait state</u>, install a jumper (#24 bare wire is recommended) between the W and 1 pins in <u>Area A</u>.

To select <u>two wait states</u>, install a jumper (#24 bare wire is recommended) between the W and 2 pins in <u>Area A</u>.

# 3.3 POWER-UP INITIALIZATION OPTION (AREA B)

The jumper arrangement in <u>Area B</u> determines whether the 8KRA will come up in the protected or unprotected mode when power is initially applied or restored after a power failure. In the protect mode, a random operation cannot improperly rewrite retained data.

To select the <u>power-up protect mode</u>, install a jumper (#24 bare wire is recommended) between the CLR and P pins in <u>Area B</u>.

To select the <u>power-up unprotect mode</u>, install a jumper (#24 bare wire is recommended) between the CLR and U pins in <u>Area B</u>.

### PROCESSOR TECHNOLOGY CORPORATION

# 8KRA STATIC READ/WRITE MEMORY MODULE

SECTION III

### 3.4 MEMORY DISABLE OPTION (AREA C)

Select the phantom disable option <u>only</u> if the 8KRA is to be used at address zero with a Processor Technology ALS-8 Firmware Module. Selection is accomplished by installing a jumper (#24 bare wire is recommended) between the two Augat pins in <u>Area C</u>. With this jumper installed, the 8KRA will be disabled by the signal, PHANTOM, which is supplied by the ALS-8 on Bus Pin 67.

If the 8KRA is not to be used at address zero with the ALS-8, DO NOT install a jumper in Area C.

# 3.5 STARTING ADDRESS SELECTION

One of 64 possible starting addresses for the 8KRA is selected with the six DIP switch positions in the upper right corner of the module.

To select the desired address, set the DIP switches as shown in Table 3-1.

Table 3-1. 8KRA Starting Address Selection.

			DIP	SWITCH	I SETT	INGS	_
STARTING ADDRESS*			Address		Offset		
Decimal	Hex	A 15	A14	A13	A12	A11	A10
0	0000	T-	_	_	_	_	-
1,024	0400	_	-	_	-	_	С
2,048	0800	_	-	_	-	С	_
3,072	0C00	-	-	-	-	С	С
4,096	1000	_	_	_	С	_	_
5,120	1400	<b> </b>	_	_	C	-	С
6,144	1800	_	_	_	С	С	-
7,168	1C00	-	-	_	С	С	С
8,192	2000	-	_	С	_	_	_
9,216	2400	_	-	C	-	_	С
10,240	2800	_	_	С	_	С	_
11,264	2C00	-	_	С	_	С	С
12,288	3000	_	_	С	С	_	_
13,312	3400	_	_	C	c	_	С
14,336	3800	_	_	C	C	С	-
15,360	3C00	-	-	C	С	С	С
16,384	4000	]_	С	_	_	_	_
17,408	4400	_	C	_	_	-	С
18,432	4800	_	С	_	_	С	_
19,456	4C00	-	С	_	-	С	С
20,480	5000		C	_	С	_	
21,504	5400	_	C	_	C	_	С
22,528	5800	_	C		C	C	
23,552	5C00	_	C	_	C	C	С
,						J	Ŭ
24,576	6000	-	C	С	-	-	-
25,600	6400	-	C	С	_	_	С
26,624	6800	-	C	Ċ	_	С	_
27,648	6C00	-	C	C	_	c	c

# PROCESSOR TECHNOLOGY CORPORATION

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION III

Decimal	Hex	A15	A14	A 1 3	A12	A 11	A 10
28,672	7000	-	С	С	C	-	
29,696	7400	_	C	C	С	_	-
30,720	7800	-	C	C	С	С	-
31,744	7G00	-	С	' C	С	C	С
32,768	8000	C	! <b>-</b>	<u> </u>	_	  -	-
33,792	8400	C	_	; <b>-</b>	_	<u> </u>	С
34,816	8800	С	1 -	-	!   <b>-</b>	С	-
35,840	8C00	С	-	<u> </u>	_	C	С
36,864	9000	С	_	_	С	С	_
37,888	9400	C	_	_	Č	_	_
38,912	9800	C	_	_	C	C	С
39,936	9C00	С	_	_	С	C	С
40,960	A000	C	_	l C	_	!   _	_
41,984	A400	C	_	C	_	_	_
43,008	A800	C		_ C	_	C	_
44,032	AC00	C	_	C	_	C	С
11,000	1760						
45,056	B000	С	<u>-</u>	C	С	-	
46,080	B400	С	-	C	С	! - '	С
47,104	B800	C	<u> </u>	С	С	C	-
48,128	BC00	С	_	С	C	С	C :
49,152	C000	С	c	-	-	_	_
50,176	C400	С	С	-	-	-	С
51,200	C800	С	С	<u> </u>	-	C	-
52,224	CC00	C	С	-	_	Ç	C
53,248	D000	С	C	_	С	_	_
54,272	D400	С	С	-	С	_	С
55,296	D800	С	С	-	С		-
56,320	DC00	С	C	-	Ç	C	С
57,344	   E000	C	С	   C	_	_	_
58,368	E400	C	C	C	_	_ '	С
59,392	E800	C	C	c l	_	C	-
60,416	EC00	C,	C	C	-	С	С
61,440	F000	С	   C	C	С	_	Ţ.
62,464	F400	C		C	C	_	C
63,488	F800	C	C		C	C	_
64,512	FC00	C	C		C		С

<sup>- =</sup> switch is off or open
C= switch is on or closed

<sup>\*</sup> Only the indicated starting addresses are available No intermediate addresses can be used.

# SECTION IV

# THEORY OF OPERATION

8KRA STATIC READ/WRITE MEMORY MODULE
MANUAL



		•
:		
•		

### 4.1 GENERAL DESCRIPTION

Refer to the 8KRA schematic in Section V of this manual.

Address lines AØ through A9 are buffered from the bus through IC77 and IC78 to the ten address input pins on each RAM (random access memory) chip, IC1 through IC64. The memory matrix consists of eight, 1024-word "pages". Only one page at a time, however, is selected to read information to, or write information from, the data buses.

In a memory write operation, the 8KRA writes data from the data-out bus, DOØ through DO7. Each data-out line is buffered (IC78 and IC79) to the DI (data-in) input of one RAM chip in each page of memory. Thus, each RAM chip in a page stores one bit of the word in that page.

In the memory read mode, the 8KRA reads information to the data-in bus, DIØ through DI7. The DO (data-out) outputs of the RAM chips are tri-state types that float in a high-impedance state when they are not selected. They can therefore be--and are--connected in parallel from one page to the next. As a result, only the bits in the selected page can be gated by IC69 and IC76 to DIØ through DI7.

Full addressing of the 8KRA is done on AØ through Al5, with each of the following segments performing the indicated function:

AØ - A4	Selects row inside RAM chips (one of 32)
A5 - A9	Selects column inside RAM chips (One of 32)
A1Ø - A12	Selects memory page (one of eight)
A13 - A15	Selects 8KRA module (one of eight)

FUNCTION

## 4.2 READ OPERATION

ADDRESS BITS

Data from the selected memory page is applied to tri-state bus drivers, IC69 and IC76. The drivers are enabled only if the output on pin 6 of IC72 is low. This only occurs when all four inputs are high.

Pin 6 of IC72 is low when: 1) SMEMR and PDBIN are high and 2) the wire OR'ed output of comparator IC70 (pins 3, 6, 8 and 11) is high. The first condition occurs when the data bus is to be used for memory read data and the data bus is in the input mode. The second condition occurs when the 8KRA is specifically addressed and SOUT and SINP are low.

IC68 and IC71 are 4-bit binary adders/subtractors. IC68 adds the complement (set by the Offset Switches) of the AlØ through

Al2 bits in the module address to the actual corresponding bus address bits in order to provide the page selection inputs (A, B, C) for IC67, a 3-to-8 line decoder. The fourth section in IC68 adds any carry from the Al2 addition and the Al3 bus address bit to provide the input on pin 1 of IC70. The first two sections of IC71 add "1" to the Al4 and Al5 bits in the module address and supply the sums to pins 4 and 10 of IC70.

Since the Address Switches reflect the complement of the three most significant bits in the module address, the three corresponding outputs of IC68 and IC71 will reflect the Al3 through Al5 bits in the module address if, and only if, that address is presented on the address lines. When this is the case, pins 3, 6 and 8 of IC70 are high, as will be the output on pin 13 of IC71. (Pin 13 of IC71 is low only if an address not within the selected range for the module appears on the address lines.) Pin 11 of IC70 will also be high for a read (or write) operation. (Note that the fourth section in IC70 is used only to invert SOUT.)

Pin 6 of IC72 and pin 8 of IC75 are now low by virtue of SMEMR and PDBIN being high, pin 10 of IC71 is high, and the wire OR'ed output of IC70 is high. The low on pin 6 of IC72 enables the data-in bus (DIØ through DI7) drivers, IC69 and IC76. The low on pin 8 of IC75 provides the second enable required by IC67 to decode its inputs and enable the eight RAM's in the selected page.

If the 8KRA is used at address zero with a Processor Technology ALS-8 Firmware Module, the Area C jumper will be in. When the ALS-8 generates PHANTOM, the B2 (pin 2) input to IC71 goes low. The output on pin 13 will be low for all combinations of Al4 and Al5. Pins 8 and 6 of IC72 and pin 8 of IC75 will thus all be high to disable WE, IC67 and the data input bus drivers, IC69 and IC76. That is, the 8KRA is disabled.

### 4.3 WRITE OPERATION

A write operation is similar to the read operation except MWRT is high instead of SMEMR. IC69 and IC76 are disabled and pin 13 of IC69 is low for the duration of the MWRT pulse. The CPU controls the timing of this pulse. With pin 13 of IC69 low, all RAM's are partially enabled to read data from the DO bus. The page to be written into is selected by AlØ and All.

In order for pin 13 of IC69 to be low, pin 6 of IC75 must be high and the module must be selected (all outputs of IC70 and the Z3 output of IC71 are high). Three gates in IC75 and one in IC74 are connected as a latch which is set or reset by the PROT and UNPROT signals on Bus Pins 70 and 20. When PROT goes high to set the latch, pin 3 of IC75 goes high and pin 6 of IC75 goes low. This low inhibits WE and provides an active low PS signal on pin 13 of IC76. A low PS turns the computer PROT light on to indicate that the page of

memory is protected. When UNPROT goes high, the latch resets so that pin 6 of IC75 is high to enable memory write operations on the module.

The jumper arrangement in Area B is used to select the power-up protect or power-up unprotect mode. In brief, Area B permits POC to perform the same function as PROT (CLR-to-P jumpered) or UNPROT (CLR-to-U jumpered) when computer power is turned on. If neither jumper is installed, it is necessary to issue the proper PROT or UNPROT signals to memory when first powering the computer in order to guarantee a known state.

### 4.4 WAIT STATES

The RAM chips supplied with the 8KRA provide valid data within one CPU cycle time (500 nsec). When such fast RAM's are used, the Area A jumper which selects waiting time is connected to the  $\emptyset$  terminal. This connects a "low" level to pin 12 of IC76. When this section of the bus driver is enabled (a low on pin 15) by a low on pin 8 of IC75, the PRDY signal to the bus is driven high. Therefore, the 8KRA sends a "ready" signal back as soon as it is addressed. The data will be ready before the processor is.

In certain special applications, or if slower RAM chips or a faster CPU are used, one or two "wait" cycles must be allowed to pass before the CPU is allowed to accept data. IC73 comprises a two-bit shift register which may be selected to give a low level at pin 7 or pin 9 after one or two  $\emptyset 2$  pulses. IC73 is a dual J-K flip-flop with positive clock. The outputs of each section change on the low-to-high transition of the clock signal, depending on the condition of the J and  $\overline{K}$  inputs. The changes occur according to the following table:

J high,  $\overline{K}$  high . . . . Q goes high J low,  $\overline{K}$  low . . . . Q goes low

When PSYNC goes high, both sections in IC73 are reset (pin 6 goes low; pins 7 and 9 go high). When PSYNC goes low, section 1 may change state on the next high-to-low transition of  $\emptyset$ 2 clock. (Note that section 2 will not change state on the next transition since its J and  $\overline{K}$  inputs are both low.)

On the first  $\emptyset 2$  transition after PSYNC goes low, pins 6\_and 7 will go high and low respectively. Section 2, with its J and K inputs both high, will consequently change state on the second High-to-low  $\emptyset 2$  transition after PSYNC goes low. As a result, pin 9 goes low. (Section 1 cannot change state on this transition since its J and  $\overline{K}$  inputs are both high.)

Now both sections are set, and they will remain so until PSYNC resets them. If IC73 and the W-to-l jumper are installed,

8KRA STATIC READ/WRITE MEMORY MODULE

SECTION IV

pin 23 of IC76 will go low on the first high-to-low transition of  $\emptyset 2$  after PSYNC. With two wait states selected (W-to-2 jumper in), pin 12 of IC76 will go low after the second high-to-low transition of  $\emptyset 2$  after PSYNC. Inversion in IC76 drives the PRDY bus line high in either case to send a "ready" signal to the processor.

#### 4.5 POWER SUPPLY

IC76 and IC66 are series voltage regulators that supply on-card regulation to maintain the constant 5 V dc outputs. Input bypass capacitor (C21) provides additional filtering of the 8 V dc input, and the output bypass capacitors (C22 and C23) improve transient response by attenuating transients.

Diode D2 is a protective shunt that prevents damage to the 8KRA if it is plugged into the computer backwards. D1 and limiting resistor R1 permit the standby battery supply (if used) to continuously charge during normal operation. Should there be a power loss, and the standby power supply is connected, D3 and D4 conduct to make battery power available to the 8KRA. Under normal operating conditions, D3 and D4 isolate the standby supply from +5 V dc.


SECTION V


DRAWINGS

8KRA STATIC READ/WRITE MEMORY MODULE





	•		
		·	
•			
	·		





	•	
,	•	





	•		
	·		

# <u>APPENDICES</u>

I Warranty	Information
------------	-------------

- II 8080 Operating Code
- III Soldering Tips
- IV Standard Color Code for Resistors and Capacitors
- V Integrated Circuit Pin Configurations
- VI Memory Test Programs



			•
	•		
			•

# Warranty

PROCESSOR TECHNOLOGY CORPORATION, in recognition of its responsibility to provide quality components and adequate instruction for their proper assembly, warrants its products as follows:

All components sold by **Processor Technology Corporation** are purchased through normal factory distribution and any part which fails because of defects in workmanship or material will be replaced at no charge for a period of 3 months for kits, and one year for assembled modules, following the date of purchase. The defective part must be returned postpaid to **Processor Technology Corporation** within the warranty period.

Any malfunctioning module, purchased as a kit and returned to **Processor Technology** within the warranty 3 month period, which in the judgement of **PTCO** has been assembled with care and not subjected to electrical or mechanical abuse, will be restored to proper operating condition and returned, regardless of cause of malfunction, with a minimal charge to cover postage and handling.

Any modules purchased as a kit and returned to **PTCO** which in the judgement of **PTCO** are not covered by the above conditions will be repaired and returned at a cost commensurate with the work required. In no case will this charge exceed \$20.00 without prior notification and approval of the owner.

Any modules, purchased as assembled units are guaranteed to meet specifications in effect at the time of manufacture for a period of at least one year following purchase. These modules are additionally guaranteed against defects in materials or workmanship for the same one year period. All warranted factory assembled units returned to **PTCO** postpaid will be repaired and returned without charge.

This warranty is made in lieu of all other warranties expressed or implied and is limited in any case to the repair or replacement of the module involved.

			•
	•		
			•

	7			×			Decimal			7	Clar			Nar.				ASCII				V	,												_			,		0		0		, ,	er i	n	9	9			P)	ΡÌ	ΕN	ID	IJ	ζ.	II	
CONSTANT	DEFINITION		ОВОН	Tell Hex		1000				720 ( Octa)	2		0	110118 Binary	190		-		_			OPERATORS													STANDARD			1 10			SET	SET					SET	SET	SET									
CONS	DEF		ÖBÖ	-	:	,	2 '			^	7			811011	8		T 25 EL .	- 4	(			OPER													STAN	SETS							) Lu				2	SP	MSd								_	
																																				_																				Ď.	(exception INX & DCX affect no Flags)	
		eo ⊀			Т			⊒ 2 {					ں ح				¥.				4		F B				E E	프				<u>ح</u>			_	INSTRUCTION		444	5		D16		016			9										all Flags except CARRY affected.	ffect n	
			9 XAA							F XHA		ORA ORA					4 ORA				/ CHA		8 CMP	QMD 6				CCMP				SM CM CM CM CM CM CM CM CM CM CM CM CM CM			PSEUDO	<b>USTRU</b>		000			0 0 0 0					<u>.</u>										ARBY	ž	
		A8	₽9	AA	4	4	٠	2 4	<	ΑF		8	9	á	ا د	H3	9	85	ä	ם כ	É		88	B	ã	Ď í	88	ည္ထ	BD	i d	וֹ מֿ	9		i	¥.	=			ì	ī	ũ			2 6	5 6	ב								Į.	200	cept C	Ž Ž	
ACCUMULATOR*		æ	U	۵	ш	1	: _	. 2	Σ	∢		æ	C		١ د	ш	Í	_	2	•	∢		æ	C	; c	וכ	ш	I	_	2	ξ.	⋖		<b>1</b>	ပ	٥	ц	1 :	I	_	Į	<	(	a	<b>5</b> (	ונ	۵	w	I	_	. 2	Ε.	∢	the second		ags ex	ppton	
JMINT/		<b>d</b> o∀	ADD	ADD	ADD	400	A C C			ADD		ACC	ADC	ADC		ADC	ADC	ADC	ADC		¥CC		SUB	SUB	010	000	SUB	SUB	SUB	a d	900	SUB	i i	SBB	SBB	SBB	SAB		288	SBB	SBB	ag S		4144			ĄZĄ	ANA	ANA	ANA	ANA		ANA	ă.	2	ᇛ	(exc	
ACCL			8					3 4		87																		94				26		8		94				06		ų,		•					Ą				Ą.	40	ē	:		
Ê		M B			سا ش					Ę,		I	Ŋ				I I	Ξ.			1				; C			ij				<b>∢</b> ∷			Σ	O.M				_! ∑		2		<					Ϋ́				<b>م</b>	oote				
MOVE (cont)		<b>≥</b>	> <b>∑</b>	> <b>¥</b>	Ò	2	20	ò		Λ M		<u>≥</u>	Ş ₩	NON		Š	Ş X	Ş Ş	S N	Ó	2		Ş ¥	MΩ	2		20	Š	MOV	NOW.	2	Š M		S S	ΛOΜ	MOV	MON		Š	Š M		NO.		20		2	<b>≥</b>	<b>≥</b>	MOV	\O <b>M</b>	À C	Ò	2	600				
MO		8	28	5 <b>A</b>	58	Ç	5	, u	-	5F		9	19	62	; ;	0	64	65	99	3 5	ò		69	69	9	5 6	n S	၁	9	Ü	5 6	9	í	2	7.1	22	7.3	? ;	4	75		7.7		7.8		2 ;	7.A	7B	20	7D	74	1 6	<b>+</b>	e E				
																						,	æ	ВС	: C	. נ	H.F	H.E	B.L	2	<u>.</u>	¥. B.		E C	CC	C.D	L C	, :	ı,		N.O.	4	(	d (		) (	0.0	D,E	HΌ	_	2		< _	XDrP\$\$				
- - - -	,	ب	ပ္	ī	ũ					70		ĕ	<b>-</b>	-									MOV B.	MOV B				MOV B.	MOV B			Ma No Ma No Ma No Ma No Ma No Ma No No No No No No No No No No No No No			MOV C	MOV				MOV C.L	MOV C			2020					MOV D	MOV D.L				9	}			
ROTATE÷			OF HAC	17 PAL	IF HAR					CONTROL		OO NOP				E E				MOVE			40 M(		42 M				45 MC	46 MC					49 M	4A MC				<b>₹</b>	4E MC			20					5 <b>4</b> ⊼	55 MC				constant of logical/authmetic expression that evaluates	thine.		D D	
Œ		0	0	-	•				•	5		ō	7		_	_								4		•	4	44	4			4	•	4	4	4	4	•	4	4	47	AF	•	'n	·u	: .	'n	ò	Ġ	ιζή	40	5 7	n	5000	16 bit data ouanity		CARRY affected	
		0	-	2	n	4	٠,	· (c	, ,	,										(	n	۵	I		30		8		3 2	<b>T</b>	MSn										_								F		08		Š	jant o	18 5		CARR	
RESTART		0	RST	RST	RST	HS1	RST	HS.T	2 3	Š								STACK OPS		į	2001	PUSH	P CH		2007		d Od	000		5	<u>م</u>		X	0	ין בי			SPECIALS		0	YCH SHOY	DAA.	Q W	STO	Ů M				INPUT/OUT		DOT		2	800	4		only Y	
REST		ò	Ç,	2	Ę.	F7	Ш	F 7		<u>.</u>								STA		(	S	9	Ę		5		Ö	ć		انا	ū		E3		n L			SPEC		Ĺ	Ľ	27	2F		Т	;			N N		03		9	016			+	
																				_		3	٩١٥		_																																	
																		ΥĘ		5	Ľ	Ö.	I	0.0	ò						ADD:	æ				S.				1	L .		80	٥	Adr					٥	) Adr			ates				
RETURN	-	_ !	Z	Б.	Ω C	Ë	APC	RPF	0		2						ð	IMMEDIATE		5	× ;	Ξ	×		ž					Š	DOUBLE ADD	DAD	DAD		0 6	DAU.				100101010			LOAX	LDAX	Ī	4	2		STAX	STAX	SHLD	STA	5	evalua				
H£1	ć	3 6	S	రొ	â	80	EO	9		D C	C						LOAD	Ξ		č	5	=	ñ,		?					í	ō	g:	9	50	n (	<u> </u>				3	Ì		0	4	2 <b>A</b>	4	5		05	12	25	32	70	on that				
						Adr																			08										•																	ďS		pressi				
	1110	1 :		<u> </u>	CNC	$\hat{}$	CPO	CPF	_	_	<u>_</u>							IATE		/	_	_	=		^	_	~		 						,	DECKEMEN		DCH B	DCB C				DCH H	DCR L		4 900			DCX B		DCX H	DCX S		etic ex		1	Ç.	
CALL	0			CC CZ		20 20	E4 C										Acc	MMEDIATE		2			D6 SU1				FF XR	F6 OR								7.5			00					20 05	35 DC						2B D(			anthr	antity			
O	(	-	-	U	()			ш			L						•	Ξ		-	ا ز	U			, i	-	<u>ن</u>	-	· iu						_	_		0		•	-	-	21	Ç	e.		,		2	-	2	۳.	•	logical	lata qu		Ž 0. Z	
	,	_				÷			_	_								ш		-	0 (	U	_ _		<u> </u>	 :	_	Σ	4							-		Œ)		) [	י ב	ند	I	_	Σ	<	ζ		ń	۵	1	SP	;	constant, or logical arithmetic expression that evaluates	to an 8 bit data quantity		3	
		L .	ž	75	Ų Ž	9	ୁ ଧ	ag.	q	<u> </u>		Į.					ш	MMEDIATE		MAX	2	<u>&gt;</u>	Ž	17474	<u> </u>	2	<u>&gt;</u>	2	2						× 1 × 14 × 14 × 16 × 14 × 16 × 16 × 16 ×	1EME		ĭ	۲ ۲	<u>a</u>	<u> </u>	ĭ	ž S	ďΖ	αŽ	N.	2	;	×	×	×	ž		const	to an		-	
JUMP	ć	ה כ	22	Š	20	۵	ر بلا	ΕA	í	. <	: i	E 3					MOVE	†MM		90	9 1	9	16	4	ų ș	9	χ,	36	<u>.</u>	ξ.					3	2		₽:	00		r	٥	24	Ş	34	Ç	}	0	63	13	23	33	3	90		,		

# SOLDERING TIPS

- (1) Use a low-wattage iron 25 watts is good. Larger irons run the risk of burning the printed-circuit board. Don't try to use a soldering gun, they are too hot.
- (2) Use a small pointed tip and keep it clean. Keep a damp piece of sponge by the iron and wipe the tip on it after each use.
- (3) Use 60-40 rosin-core solder ONLY. DO NOT use acid-core solder or externally applied fluxes. Use the smallest diameter solder you can get.

NOTE: <u>DO NOT PRESS THE TOP OF THE IRON ON THE PAD</u> OR TRACE. THIS WILL CAUSE THE TRACE TO "LIFT" OFF OF THE BOARD WHICH WILL RESULT IN PERMANENT DAMAGE.

- (4) In soldering, wipethe tip, apply a light coating of new solder to it, and apply the tip to both parts of the joint, that is, both the component lead and the printed-circuit pad. Apply the solder against the lead and pad being heated, but not directly to the tip of the iron. Thus, when the solder melts the rest of the joint will be hot enough for the solder to "take," (i.e., form a capillary film).
- (5) Apply solder for a second or two, then remove the solder and keep the iron tip on the joint. The rosin will bubble out. Allow about three or four bubbles, but don't keep the tip applied for more than ten seconds.
- (6) Solder should follow the contours of the original joint. A blob or lump may well be a solder bridge, where enough solder has been built upon one conductor to overflow and "take" on the adjacent conductor. Due to capillary action, these solder bridges look very neat, but they are a constant source of trouble when boards of a high trace density are being soldered. Inspect each integrated circuit and component after soldering for bridges.
- (7) To remove solder bridges, it is best to use a vacuum "solder puller" if one is available. If not, the bridge can be reheated with the iron and the excess solder "pulled" with the tip along the printed circuit traces until the lump of solder becomes thin enough to break the bridge. Braid-type solder remover, which causes the solder to "wick-up" away from the joint when applied to melted solder, may also be used.

# STANDARD COLOR CODE FOR RESISTORS AND CAPACITORS


COLOR	SIGNIFICAN I FIGURE	DECIMAL MULTIPLIER	TOLERANCE (%)	VOLTAGE RATING*
Black	0	1		
Brown	1	10		100
Red	2	100		200
Orange	3 .	1,000		300
Yellow	4	10,000		400
Green	5	100,000		500
Blue	6	1,000,000		600
Violet	7	10,000,000		700
Gray	8	100,000,000		800
White	9	1,000,000,000		900
Gold	-	0.1	5	1000
Silver	-	0.01	10	2000
No Color	-		20	500


<sup>\*</sup>Applies to capacitors only.

# 8KRA STATIC READ/WRITE MEMORY MODULE


APPENDIX V

#### INTEGRATED CIRCUIT PIN CONFIGURATIONS











**FUNCTION TABLE** 


INP	UTS	OUTPUT						
A	В	Y						
L	L	L						
L	н	н						
Н	L	H						
н	Н	L						
	L L H	L L L H H L						

high event I low level





A V - 1



#### VI.1 SHORT 8K MEMORY TEST

The short 8K memory test will find most errors in any 8K segment of memory. The long 8K MEMORY TEST very thoroughly tests any 8K segment of memory and also prints out a map which identifies the probable bad memory IC. The short test is useful since it does not require a terminal.

The short test is performed in two segments: write and read. Write begins at the bottom of the 8K address (LOAD), writing zero and then writing an incrementing pattern to the "top". After each location is read and compared to its proper pattern, and if no errors are found, the starting pattern is incremented and the test is once again performed.

This read-write sequence continues until an error is found or until the machine is halted. If an error is found, all information relating to the error is saved in locations 999-996.

#### ADDRESS

- 1 High Address Error Pointer
- 2 Low Address Error Pointer
- 3 Write Data
- 4 Read Data (Error)
- 5 Page Down Count

#### VI.1.1 Test Procedure

To use the test program given in Paragraph V.1.2, proceed as follows:

- ( ) Step 2. As the code is entered, check the address for each input as a test of proper code and location.
- Step 3. Check each location for the proper bits after a all code is entered.
- ( ) <u>Step 4. Press RESET and RUN switches. The test should proceed as indicated by the address lights.</u>

#### NOTE

A full test of all 256 bit patterns to all 8192 locations takes about one minute with a fast memory.

( ) <u>Step 5.</u> Repeat test for one hour with the computer cover in place

APPENDIX VI

### VI.1.2 8K SHORT MEMORY TEST PROGRAM

```
0000 * <<< 8K MEMORY TEST PROGRAM >>>
0000
                       0001 *
0000
                      0002 * ASSEMBLED ON SOFTWARE PACKAGE #1
0.000
                      0008 LOAD EQU 8192
0000
                     0009 TOP EQU 64
0000
                     0010 SP EQU 6
0000
                     0015 *
0000
                     0020 ORG 7
0000
                     0025 *
0007
                  0030 START LXI SP, 6 SET UP ERROR CATCH
0035 XRA A CLEAR REG A
0040 MOV B,A CLEAR B
                0007 31 06 00
000A AF
000B 47
000C
000C 21 00 20
000F 48
0010 71
0011 23
0012 0C
0013 7C
0014 FE 40
0016 CS 10 00
0019
0.019
0019
                                            GET FIRST WRITE DATA
0019 78
001A 0E 08
001C 21 00 20
001F
001F 11 00 04
0022 BE
0023 C2 3B 00
0026 1D
0027 C2 2E 00
002A 15
002B CA 33 00
002E
002E 23
002F 3C
0030 C3 22 00
0033
0033 OD
                 0155
0157
0160
0170 *
0034 C2 1F 00
                                 INR B
8037 04
                                  JMP OVER
0038 C3 0C 00
003B
                     0175 * ERROR STUFF ROUTINE
003B
                      0180 *
003B
                     0185 * ADDRESS
003B
                      0186 * 5 HAS HIGH ERROR ADDR
003B
                       0187 * 4 HAS LOW * *
003B
```

003B	0158 * 3	HAS WRITE DATA
003B	0189 * 2	HAS READ DATA (ERROR)
003B	0190 * 0	HAS PAGE DOWN COUNT
003B	0210 *	
003B	0215 *	
003B E5	0216 ERROR	PUSH H STUFF ADDRESSES
003C 57	0220	MOV DA GET WRITE DATA
003D 5E	0225	MOV E,M GET READ DATA
003E DS	083 <b>0</b>	PUSH D PUT ON STACK
003F C5	0235	PUSH B ALL OF IT
0040 76	0240 AHHHH	HLT STOP THIS NONSENSE
0041	0245 *	
0 0 4 1	0250 *	

#### VI.2 8KRA LONG MEMORY TEST

This test requires a terminal which has an ESCAPE function. It provides a more thorough test than the short test and also prints out a map which simplifies identification of defective components.

#### VI.2.1 Test Procedure

To use the 8KRA Long Memory Test, proceed as follows:

#### NOTE 1

The 8KRA to be tested MUST be unprotected. Also, the address offset switches (AlO, All and Al2) on the 8KRA to be tested MUST all be in the off position. They remain in this position throughout the entire test.

#### NOTE 2

The test program will defeat attempts to test the lowest 8K of memory which contains the test program itself.

() Step 1. Set DIP Switches Al5, Al4 and Al3 on the 8KRA as described in Section III, Paragraph 3.5 of this manual to select one of these starting addresses: 2000, 4000, 6000, 8000, A000, C000 or E000 (all hex).

#### NOTE 1

The 8KRA to be tested MUST be addressed at one of the seven preceding addresses.

( ) <u>Step 1</u>. (continued)

#### NOTE 2

When the 8KRA <u>is not</u> being tested, it can be addressed at any of the sixty-four lK intervals specified in Table 3-1 in Section III of this manual.

- ( ) <u>Step 2</u>. Load test program into memory starting at location  $\emptyset\emptyset\emptyset\emptyset$ .
- () <u>Step 3</u>. Set the starting address selected in Step 1 for the 8KRA to be tested into Sense Switches 13 through 15. (These Sense Switches are set to the highest order bits that are recognized by the 8KRA under test; namely Al5, Al4 and Al3.) Sense Switch settings for the seven possible starting addresses are as follows:

ADDRESS (Hex)	SENSE <u>15</u>	SWITCH SET	rings <u>13</u>
2ØØØ	Down	Down	qU
4ØØØ	Down	Uр	Down
6 <b>øø</b> ø	Down	Up	$\mathtt{Up}$
8øøø	Uр	Down	Down
AØØØ	Up	Down	Up
CØØØ	Uр	Up	Down
EØØØ	Uр	Up	Uр

( ) <u>Step 4</u>. Start test by pressing RESET and RUN Switches in that order.

#### NOTE

The test takes several minutes to run. When the test is done, a print routine will print a map that corresponds to the memory IC layout of the 8KRA board; that is, four rows of sixteen.

( ) <u>Step 5</u>. Analyze the map to determine which bits are defective. An example follows:

A "G" indicates all bits in the corresponding IC memory (ICl6, for example) are good. An "X" indicates that one or more of the bits in the corresponding IC memory (IC49, for example) are defective. A defective bit, or bits, can be caused by a bad IC memory or a defect in one or more of the decoding and interface IC's.

( ) Step 6. The test may be repeated by striking the ESCAPE key.

#### NOTE

To test another 8KRA, set new address into Sense Switches and strike ESCAPE key.

#### VI.2.2 LONG 8K MEMORY TEST PROGRAM

0000 0000 0000 0000 0000 0000 0000 0000	1005 * 1010 * 2/24/1976 1015 * WRITTEN BY 1020 * 1025 * MAPPING RO 1030 * VERN MUHR 1035 *	UTINES WRITTEN BY ON THE: ALS-8 SOFTWARE
0000 F3	1055 DI	DISABLE INTERUPTS
0001 DB 01	1060 IN	KBDI CLEAR KEYBOARD READY
0003 31 D2 01	1065 BGIN LXI	SP, AREA+20H / RESTARTING POINT
0006 CD 3E 00	1070 CALL	
0009 DB FF	1075 INSS IN	OFFH READ SENSE SMITCHES
000B E6 E0	1080 ANI	OFOH MASK LOWER FIVE
000D CA 09 00	1085 JZ	
0010 67	1090 MOV	,
0011 2E 00	1095 MVI	
0013 22 82 01	1100 SHLD	
0016 21 00 00	1105   LXI	
0019 22 78 01		ERUF
001C 22 7A 01 001F 22 7C 01	1115 SHLD 1116 SHLD	EBUF+2
001F 22 7C 01	1117 SHLD	EBUF+6
0025	1120 *	DD06+0
0025 2A 82 01	1125 LFLD	BBUF
0028 3E 20	1130 MVI	A,20H
0020 3L 20	1135 ADD	H END=START+8K
002B 67	1140" MOV	H, A
002C 2B	1145 DCX	н Н
002D 22 84 01	1150 SHLD	PBUF+2 /STORE END ADRS
0030 03 68 00	1155 JMP	MRCK BEGIN TEST
0033	1160 *	
0033 DR 00	1165 OUT8 IN	VIDS READ I/O STATUS
0035 E6 80	1170 ANI	80H
0037 CA 33 00	1175 JZ	OUT8 WAIT
5 5.4	AVI-5	

8KF	RA S	STA	TIC	READ/WF	RITE ME	MORY	MODULE	APPENDIX VI
003A 003B 003D 003E	D3	01		1180 1185 1190 1195	*	MOV OUT RET		XMIT DATA
003E 0040 0043 0045 0048 004A	CD 06 CD 06	33 0A 33 7F	00	1205 1210 1215 1220	CRLF	MVI CALL MVI CALL MVI CALL	P,13 OUT8 B,10 OUT8 P,127 OUT8	WRITE CR LF & 2 RUBOUTS
004D 0050 0051	CD					CALL RET	OUT8	
0057	3A BC	85	01	1250 1255	ACHK	LHLD LDA CMP	BRUF+3 H	FETCH ADDRESS STOP ADDRESS COMPARE HIGH ADDRESS
0058 005B 005E 005F	3A BD	811	01	1260 1265 1270 1275		JNZ LDA CMP JNZ	ACH1 BBUE+2 L ACH1	STOP ADDRESS LOW
0062		03	00	1280 1285	*	STC	HURI	SET CARRY IF EOUAL
0063 0064 0067 0068	22	82	01		ACH1	INX SHLD RET	H BBUF	INCREMENT START ADDRESS STORE INCR START ADDRESS
0068 006B 006E 0071	28 22	95	0.1	1310 1315 1320 1325	MRCK	LXI SHLD LHLD PUSH	H,1 DBUF+4 PBUF H	INITIALIZE PASS COUNT STORE IT GET START LOCATION SAVE START LOCATION
0072 0073 0074 0075	AF 37 F5			1330 1335 1340 1345		XPA STC PUSH	A PSW	INITIALIZE MASTER PATTERN SET CARRY STORE MASTER PATTERN
0075 0076 0077	77	5. <b>1</b>	00	1350 1355 1360	MPL1	PUSH MOV CALL	PSW M,A ACHK	SAVE WORKING PATTERN PATTERN 1 TO MEMORY CHECK IE LAST, INCREMENT LOCAT
007A 007D 007E	DA F1 1,7	82	00	1365 1370 1375		JC POP RAL	PDL1 PSW	DONE WRITING PATTERN GET WORKING PATTERN SHIFT WORKING PATTERN
007F 0082 0082	F 1	75	00	1380 1385 1390		JMP POP	PSW	DO MORE WRITING UNLOAD STACK
0084	E5	82	1 01	1395 1400 1405 1410 1415 1420	*	POP POP SHLD PUSH PUSH	PSW E PBUF H PSW	GET MASTER PATTERN RESTORE START LOCATION STORE START SAVE START SAVE MASTER PATTERN
008A 008B 008C 008F 0092 0095	BE C4 CD CD	EP 51	00 00 00	1425 1430 1435 1440 1445		PUSH CMP CNZ CALL CALL JC	PSW M MTER FSCP ACHK NYP1	SAVE WORKING PATTERN CHECK IT READ ERROR CHECK FOR ESCAPE OZENCE LOCATION. CHECK IF LAST NEXT PATTERN 1
8900		, 1/	50	1455		POP	PSM	GET WORKING PATTERN

AVI-6

8KRA ST	'ATI	CRE	AD/WR	ITE M	EMORY 1	MODULE	APPENDIX VI
0099 17			1460		RAL		SHIFT WORKING PATTERN
009A C3	A8	0.0	1465		JMP	RDL2	DO MORE
009D			1470		DOD	DCII	UNIOAD CTACU
009D F1 009E F1			1475	NXPI	POP POP	PSW PSW	UNLOAD STACK GET MASTER PATTERN
009E F1			1485		PAL	LOM	SHIFT STARTING PATTERN
OOAO DA		0.0			JC	TST2	
00A3 E1		00	1495		POP	H	GET START
00A4 22	82	01	1500		SHLD	BBUF	STORE START
00A7 E5			1505		PUSH	H	SAVE START
00A8 F5			1510		PUSH	PSW	
00A9 C3	75	00	1515		JMP	WRL1	CONTINUE TEST 1
OOAC			1520		DOD	**	
00AC E1 00AD 22			1530		POP SHLD	н ВВИF	RESTORE START ADDR STORE START ADDRESS
00B0 E5	02	UI	1535		PUSH	н Н	
00B1 AF			1540		XRA	A	
00B2 37			1545		STC	7. 8	SET CARRY
00B3 F5			1550		PUSH	PSW	SAVE MASTEP PATTERN
00B4			1555				
00B4 F5					PUSH	PSW	
00B5 77 00B6 CD					MOV CALL	M,A ACHK	WRITE PATTERN TO MEMORY INCR LOCATION, AND CHECK IF LA
0080 CD			1575		JC		
00BC F1		0.0	1580		POP	PSW	RESTORE PATTERN
00BD 1F			1585		PAR		SHIFT PATTERN
00BE C3	B4	00	1590		JMP	MEL5	DO MORE
0001			1595		DOD	Dou	UNI CAD OTACK
00C1 F1 00C2 F1			1600 1605		POP POP		
0002 FT			1610		POP	ro™ H	GET START
0003 E1		0.1	1615		SHLD	BBUF	
00C7 E5	-		1620		PUSH	Н	SAVE START
00C8 F5			1625		PUSH	PSW	SAVE MASTER PATTEPN
0009			1630	*	~		O.LUG DAMMERY
0009 F5 000A BE			1640	RDL4	PUSH CMP	PSW M	SAVE PATTERN CHECK IT
OOCH DE		٥٥	1645		CNZ	MTER	
OOCE CD			1650		CALL	ESCP	
00D1 CD			1655		CALL	ACHK	
00D4 DA			1660		JC	NXP2	NEXT PATTERN
00D7 F1			1665		POP	PSW	
00D8 1F		0.0	1670		RAR	nn. li	SHIFT WORKING PATTERN
00D9 C3	09	00	1675 1680	*	JMP	RDL4	DO MORE READING
00DC F1				NXP2	POP `	PSW	UNLOAD STACK
OODD F1			1690		POP		GET MASTER PATTERN
00DE 1F			1695		RAR		SHIFT PATTERN
OODF DA	10	0.1	1700		JC	MTCP	
00E2 F1	0.5		1705		POP	H	PESTORE START
00E3 22	<u>82</u>	UT	1710		SHLD	BBUS B	
00E6 E5 00E7 F5			1715 1720		PUSH PUSH	H PSW	SAVE START SAVE MASTER PATTERN
00E/ F5		იი	1725		JMP	PSW WRL2	DO MORF
DOEB		Ų U	1730	*	eJ ( . 1	er ii La C	
OCEB DB	00				IN	VIDS	ANYPODY KNOCK?
00ED E6	40		1740		ANI	40H	
00EF C8			1745		P2 4 W1 - 7		NO, CONTINUE
					A V I - 7		

8KRA STATIC READ/	WRITE MEMO	RY MODULE	APPENDIX VI
00F0 DB 01 00F2 E6 7F 00F4 FE 1B 00F6 CA 03 00 00F9 C9	1750 1755 1760 1765 1770	IN KBDI ANI 7FH CPI 1BH JZ BGIN RET	YES, WHAT WAS IT? PARITY MASK ESC 7 RESTART NOT AN ESCAPE, CONTINUE
OOFA OOFA	1785 * INTO	ROUTINE MAPS EBUF AREA	·
00FA 00FA D1 00FB F1 00FC F5 00FD D5	1790 * 1795 MTER 1800 1805	POP D POP PSW PUSH PSW PUSH D	/GET WRITE PATTERN
OOFE AE OOFF 47 0100 3A 83 01 0103 E6 10	1815 1820 1825 1830	XRA M MOV B,A LDA BBUF+1 ANI 1CH	/FXOR READ PATTERN /SAVE IN P
0105 OF 0106 OF 0107 21 78 01 010A 85 010B 6F	1835 1840 1845 1850 1855	RRC RRC LXI H,EBUF ADD L MOV L,A	/COMPUTE MAP POINTER
010C 7E 010D B0 010F 77 010F C9	1860 1865 1870 1875	MOV A,M ORA B MOV M,A BET	/PUT ERRORS IN MAP
0110 0110		HERE WHEN PA	SS COMPLETE
0110 0110 3A 96 01 0113 3C 0114 32 96 01 0117 FE 04 0119 CA 23 01 011C E1 011D 22 82 01	1890 * 1895 MTCP 1900 1905 1910 1915 1920	LDA DRUF+4 INR A STA DRUF+4 CPI 4 JZ MAP8 POP H SHLD BRUF	AFTER 4 PASSES
0120 C3 6F 00 0123 0123	1930 4000 *	JMP MRC1 S POUTINF PRI	NTS THE MAP
0123 0123 21 7F 01 0126 16 40	4010	LXI H, ERUF	
0128 1E 11 012A 0E 0F 012C CD 4C 01 012F CD 4C 01 0132 AF	4015 4020 4025 PACK 4035 4040		PRINT 8 CHAR'S. PRINT 8 MORE
0133 PA 0134 C2 43 01 0137 CD 3E 00 013A CD 3E 00	4045 4046 4048 4050	CMP D JNZ NOPE CALL CRLF CALL CRLF	DONE !!!
013D CD EB 00 0140 C3 3D 01 0143 7B 0144 07	4052 LOOP3 4054 4058 NOPE 4060	CALL FSCP JMP LOOP3 MOV A,E PLC READY !	FOR NEXT ROW
0145 5F 0146 CD 3E 00 0149 C3 2C 01	4065 4067 4070	MOV F,A CALL CRLF JMP BACK	FOR MORE

AVI-8

# 8KRA STATIC READ/WRITE MEMORY MODULE APPENDIX VI

014C 7E 014D A3 014E A1 014F 06 47 0151 CA 56 01 0154 06 58 0156 CD 33 00 0159 15 015A 3E 07	6000 M 6005 6010 6015 6020 6025 6026 P 6027 6028	ANA ANA MVI JZ MVI	A,M E AND BIT MASK C AND COLUMN MASK B,'G' PAST B,'X' OUT8 PRINT `X' OF `G' D A,07H	
015C A2 015D CA 6D 01 0160 79 0161 17 0162 DA 69 01	6029 6030 6031 6032 6033	ANA JZ MOV RAL JC	D FLIP PREPARE FOR NEXT R A,C TEST COLUMN MASK UP	8 COLS
0165 2B 0166 C3 4C 01 0169 23 016A C3 4C 01	6034 6035 6036 U 6040	JMP	H MOUT UNTIL 8 CHARS. H MOUT UNTIL 8 CHARS	
016D 79 016E EE FF 0170 4F 0171 C9 0172	6045 F 6050 6055 6060 6065 *	XRI MOV RET	A,C OFFH C,A	
0172 00 0173 0173 0173 0173 0173 0173 0173 01	6070 F 6075 * 6080 E 6085 B 6095 A 6095 V 6097 V 6099 S 7000 P	BUF EQUEST BOUNDS BOUND	FIN+6H FIN+10H BINARY RUFFFR FIN+2OH FIN+4OH STACK AREA O STATUS PORT 1 DATA PORT VIDO 6	
ACH1 0063 BBUF 0182 EBUF 0178 INSS 0009 MOUT 014C MTER 00FA OUT8 0033 BDL2 008A TST2 00AC WRL1 0075	ACHK 005  RGIN 000  FSCP 00E  KPDI 000  MPC1 006  NOPE 014  PAST 015  RDL3 00C  UP 016  WRL2 008	P FIN LOOP3 E MRCK NXP1 66 PSW 11 PDL4 19 VIDO	003E DBUF 0192 0172 FLIP 016D	



